


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>H04B 3/23</b>		<b>A1</b>	(11) International Publication Number: <b>WO 00/13335</b>
			(43) International Publication Date: 9 March 2000 (09.03.00)
(21) International Application Number: PCT/EP99/06210		(81) Designated States: CN, JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 24 August 1999 (24.08.99)			
(30) Priority Data: 09/144,820 31 August 1998 (31.08.98) US		Published With international search report.	
(71) Applicants: SIEMENS AKTIENGESSELLSCHAFT [DE/DE]; Wittelsbacherplatz 2, D-80333 München (DE). ADTRAN INC. [US/US]; 901 Explorer Blvd., P.O. Box 140000, Huntsville, AL 35814-4000 (US).			
(72) Inventors: BLON, Thomas; Mühlenweg 39, D-86860 Jengen (DE). GRÖPL, Martin; St. Martinsplatz 7, D-81541 München (DE). MOYAL, Michael; Peschelanger 12, D-81735 München (DE). JOFFE, Daniel, M.; 901 Explorer Blvd., Huntsville, AL 35806-2907 (US).			
(74) Agent: ZEDLITZ, Peter; Postfach 22 13 17, D-80503 München (DE).			

(54) Title: SCALED IMPEDANCE REPLICA FOR ECHO ATTENUATION IN DIGITAL TRANSMISSION SYSTEMS



## (57) Abstract

A device for echo attenuation in a digital transmission system comprises an impedance replica of the transmission path, wherein the impedance replica consists of a terminating resistor replica, a transformer replica and a transmission line replica. Further the device can comprise an additional bridged tap replica. The transformer replica and the bridged tap replica are located on chip and the main transformer inductance replica and all components of the bridged tap replica are made variable so that a software setting is possible.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## Description

## Scaled Impedance Replica For Echo Attenuation In Digital Transmission Systems

5

## BACKGROUND OF THE INVENTION

10 In semiconductor based digital transmission systems like ISDN or XDSL, transmit and receive signals are being carried on the same pair of wire from location A to B. As long as no special precautions have been made the received signal, in the following named far end signal, is overlaid by the signal of the own transmitter, called echo. This has two disadvantages:

15

a) The receive path input has to be designed for high input levels. Therefore the possible signal to noise ratio (S/N) is limited.

20 b) In conventional ISDN and XDSL transmission systems you can find digital linear echo compensators after the analog receive path. This echo compensator is not able to subtract nonlinear distortion components from the echo. Thus the signal to distortion ratio (S/D) has to be kept very low.

25

To overcome the above mentioned problems a scaled impedance replica of the transmission path consisting of resistors, capacitors and inductors has been provided outside a transmission/receiver chip. The impedance replica delivers a  
30 signal which is nearly identical to the echo of the real tx-path. Since the signal of the real transmission line contains the echo plus the far end signal, the far end signal can be isolated by subtracting the replica signal from the signal on the real transmission line (=echo attenuation). An important  
35 prerequisite for high echo attenuation is to provide an exact impedance replica. Since different loops are used to set up a

2

transmission channel a possibility has to be provided to trim the impedance replica. This would always need a few pins at the semiconductor chip to hook in or hook out some of the passive components in the replica network. The increased pin count is one major disadvantage beside the necessity of external passive components attached to the chip. Up to now the external impedance replica is a compromise solution which provides reasonable echo attenuation only at a few test loops.

10

## SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a method and a device which can provide reasonable echo attenuation

15

This object is attained by means of the features in the independent claims. Preferred embodiments are subject of the dependent claims.

20

Pursuant to this object, and others which will become apparent hereafter, one aspect of the invention resides in a device for echo attenuation in a digital transmission system using an impedance replica of the transmission path, wherein the impedance replica consists of a terminating resistor replica, a transformer replica and a transmission line replica.

25

Further the device can comprise an additional bridged tap replica. The bridged tap replica is connected in parallel between the replica tip and ring lines. Further the bridged tap replica comprises an inductance, a capacitance and a resistance connected in series, wherein preferably the inductance, the capacitance as well as the resistance are adjustable.

30  
35

Preferably the transformer replica comprises a primary winding resistance replica, a secondary winding resistance replica, a transformer main inductance replica and a transformer stray inductance replica, wherein the transformer main inductance replica is preferably variable. Further the transformer main inductance replica is connected in parallel between the replica tap and ring lines whereas the primary winding resistance replica, the secondary winding resistance replica, and the transformer stray inductance replica are serial components of the replica loop.

Further the invention resides in a receiver/transmitter device of a digital transmission system comprising a device for echo attenuation just described, wherein the signal of the transmission loop and the signal of the replica loop are fed into a subtractor of the receiver/transmitter device to remove the echo signal. The pure echo signal is established by connecting the device for echo attenuation, i.e. the replica loop, to the tip and ring terminals of the receiver/transmitter device in front of the terminating resistors.

Preferably the transformer replica is an on chip component of the receiver/transmitter chip. Further the bridged tap replica can be an on chip component of the receiver/transmitter chip. Thus the values of the components of the bridged tap replica and the main transformer inductance replica, which are adjustable, can be set by programming the receiver/transmitter chip.

Further it is possible to integrate the terminating resistor replica and the transmission line replica on the receiver/transmitter chip.

#### BRIEF DESCRIPTION OF THE DRAWINGS

A preferred embodiment of the invention is described below with reference to the accompanying drawing. The drawing show:

Fig. 1 A schematic circuit diagram of the receiver/transmitter chip comprising the device for echo attenuation.

#### DETAILED DESCRIPTION OF THE INVENTION

The receiver/transmitter chip (surrounded by the bold line) comprises a line driver LD for driving the tip and ring signal lines TTIP and TRING. The digital transmission system comprises the terminating resistor R and R, a transformer T, and a loop L. Signals are sent to the loop L via the tip and ring signal lines TTIP and TRING. A signal received from the loop by the receiver/transmitter chip RTC is fed into the chip by signal lines RTIP and RRING connected to the tip and ring lines TTIP, TRING in front of the terminating resistors R, R. The received signals are fed into an element AGC of the chip RTC functioning as a subtractor.

Because the received far end signals are superimposed by echo signals generated by the transmission of signals by the line driver LD, it is necessary to remove the echo signal. This is accomplished by generating artificial or replica echo signals and subtract them from the received sum of far end signals and echo signals. The impedance replica comprises a replica transmit tip line RTTIP and a replica transmit ring line RTRING connected to a transformer replica, a bridged tap replica and a signal loop replica (cable replica).

The characteristics of the transformer T are reproduced by the transformer replica consisting of a primary winding resistance replica RW1, a secondary winding resistance replica RW2, a transformer main inductance replica LXF and a trans-

5

former stray inductance replica LS, wherein the transformer main inductance replica LXF is adjustable.

The bridged tap replica consists of an inductance replica LBT, a capacitance replica CBT and a resistance replica YBT in series. Each component of the bridged tap replica is adjustable.

The cable replica or transmission line replica consists of a plurality of RC-components RTL1, CTL1, RTL2, CTL2, RTL3, CTL3 and RTL4. The off chip RC-ladder hooked to the Pins HYB3 and HYB4 is a replica for the input impedance of 15 ft AWG26 cable.

Further the circuit comprises terminating resistor replicas RT, RT.

The replica echo signal is fed via lines RRTIP and RRRING to the subtractor AGC. After subtracting the replica echo signal from the received signal of the real transmission, formed by the sum of the echo signal and the far end signal, the far end signal is provided.

The on chip part of the impedance replica consists of the transformer replica and bridged tap replica components wherein the adjustable parts of the transformer and bridged tap replicas can be set by software.

The attached example shows a realization of the „Scaled Impedance Replica for Echo Attenuation in Digital Transmission Systems" which is optimized to work at ANSI-ISDN test loops. If the bridged tap replica is disabled the impedance replica consisting of the remaining on and off chip components matches very well the impedance of ANSI-ISDN loops without bridged taps near to the line input. For loops with bridged

6

taps near to the line input adequate adjusting of LBT, YBT and CBT provides good impedance matching also for this case. All integrated inductors are realized as gyrators. LXF can be trimmed to match varying main inductances of the transformer in the transmission path.

As summary the external compromise impedance replica has been replaced by a nearly fully integrated impedance replica taking each component of the transmission system detailed into account. With the integration of the most important impedance components it is possible to trim the impedance replica in a way that it can match various transmission loops providing very good echo attenuation.



## Claims

1. Device for echo attenuation in a digital transmission system using an impedance replica of the transmission path,  
5 characterized in that the impedance replica consists of a terminating resistor replica (RT, RT), a transformer replica (RW1, RW2, LS, LXF) and a transmission line replica (RTL1, CTL1, RTL2, CTL2, RTL3, CTL3, RTL4, CTL4).
- 10 2. Device according to claim 1 comprising an additional bridged tap replica (LBT, YBT, CBT).
3. Device according to claim 2, characterized in  
15 that the bridged tap replica is connected in parallel between the replica tap and ring lines (RTTIP, RTRING).
- 4 Device according to claim 3, characterized in  
that the bridged tap replica comprises an inductance (LBT),  
20 a capacitance (CBT) and a resistance (YBT) in series.
5. Device according to claim 4, characterized in  
that the inductance (LBT), the capacitance (CBT) and the  
resistance (YBT) are adjustable.
- 25 6. Device according to one of the preceding claims, characterized in that the transformer replica comprises a primary winding resistance replica (RW1), a secondary winding resistance replica (RW2), a transformer  
30 main inductance replica (LXF) and a transformer stray inductance replica (LS).
7. Device according to claim 6, characterized in  
that the transformer main inductance replica (LXF) is  
35 variable.

8. Device according to claim 6 or 7, characterized in that the transformer main inductance replica (LXF) is connected in parallel between the replica tap and ring lines (RTTIP, RTRING) whereas the primary winding resistance replica (RW1), the secondary winding resistance replica (RW2), and the transformer stray inductance replica (LS) are serial components of the replica loop.
9. Receiver/transmitter device (RTC) of a digital transmission system comprising a device for echo attenuation according to one of the claims 1 - 8 wherein the signal of the transmission loop and the replica signal are fed into a subtractor (AGC) of the receiver/transmitter device (RTC).
10. Device according to claim 9, characterized in that the transformer replica (RW1, RW2, LS, LXF) is an on chip component of the receiver/transmitter chip (MDSL-A).
11. Device according to one of the claims 9 or 10, characterized in that the bridged tap replica (LBT, YBT, CBT) is an on chip component of the receiver/transmitter chip.
12. Device according to one of the claims 9 to 11, characterized in that the terminating resistor replica (RT, RT) and the transmission line replica (RTL1, CTL1, RTL2, CTL2, RTL3, CTL3, RTL4) are on chip components of the receiver/transmitter chip.



# INTERNATIONAL SEARCH REPORT

Int. Application No

PCT/EP 99/06210

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H04B3/23

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 693 846 A (HARRIS CORP) 24 January 1996 (1996-01-24) column 2, line 37 -column 3, line 1; figure 1 column 3, line 22 - line 33 column 4, line 49 -column 5, line 6; figure 4	1-12
A	EP 0 503 528 A (NIPPON ELECTRIC CO) 16 September 1992 (1992-09-16) page 2, line 24 - line 37	1-12
A	EP 0 346 874 A (SIEMENS AG) 20 December 1989 (1989-12-20) page 3, line 12 - line 22	1-12

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

10 December 1999

Date of mailing of the international search report

17/12/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5816 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3018

Authorized officer

De Iullis, M

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Int. Application No

PCT/EP 99/06210

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0693846	A	24-01-1996	CN 1135136 A JP 8051651 A	06-11-1996 20-02-1996
EP 0503528	A	16-09-1992	JP 4280597 A CA 2062526 A,C DE 69224401 D DE 69224401 T US 5255317 A	06-10-1992 09-09-1992 19-03-1998 04-06-1998 19-10-1993
EP 0346874	A	20-12-1989	US 4899382 A	06-02-1990